Preview

Basic Logic Gates

Satisfactory Essays
Open Document
Open Document
315 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Basic Logic Gates
Basic Logic GatesBasic Logic Gates
All digital systems can be constructed by only three basic logic gates. These basic gates are called the AND gate, the OR gate, and the NOT gate. Some textbooks also include the NAND gate, the NOR gate and the EXOR gate as the members of the family of basic logic gates. The descriptions of the operations of these gates are listed below:
AND gate
The AND gate is a circuit which gives a high output (logic 1) if all its inputs are high. A dot () is used to indicate the AND operation. In practice, however, the dot is usually omitted.
OR gate
The OR gate is a circuit which gives a high output if one or more of its inputs are high. A plus sign (+) is used to indicate the OR operation.
NOT gate
The NOT gate is a circuit which produces at its output the negated (inverted) version of its input logic. The circuit is also known as an inverter. If the input variable is A, the inverted output is written as .
NAND gate
The NAND gate is a NOT-AND circuit which is equivalent to an AND circuit followed by a NOT circuit. The output of the NAND gate is high if any of its inputs is low.
NOR gate
The NOR gate is a NOT-OR circuit which is equivalent to an OR circuit followed by a NOT circuit. The output of the NOR gate is low if any of its inputs is high.
EXOR gate
The Exclusive-OR gate is a circuit which gives a high output if either of its two inputs is high, but not both. A encircled plus sign () is used to indicate the EOR operation.
The functions of these basic building blocks are summarized by means of a Truth Table. The table shows all possible input/output combinations for two

You May Also Find These Documents Helpful

  • Satisfactory Essays

    ECT114 week 3 lab

    • 299 Words
    • 2 Pages

    e. Write a technical statement describing the circuit configuration and behavior of Figure 1. Include the name of the logic circuit a written interpretation of the function table. (2 points)…

    • 299 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    ECT122 W6 ILab 1

    • 465 Words
    • 2 Pages

    An open circuit is a circuit that has infinite resistance. This results in no current through the open circuit or anything in series with it. It is often referred to as an open.…

    • 465 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    If > denotes +, < denotes –, + denotes  , Λ denotes x, – denotes =, x denotes > and =…

    • 1942 Words
    • 8 Pages
    Powerful Essays
  • Satisfactory Essays

    b. 1 represents a bit that is turned ON. 0 represents a bit that is turned OFF. (pg. 8)…

    • 388 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Homework Unit 3

    • 354 Words
    • 2 Pages

    5. OR operator- Creates an expression that is true when with of the expressions are true.…

    • 354 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    unit 5 assignment 1

    • 423 Words
    • 3 Pages

    6. When determining if a number is within a range, the OR operator would be best to use.…

    • 423 Words
    • 3 Pages
    Satisfactory Essays
  • Good Essays

    These gates work by a system similar to radar--by firing out radio waves, but instead of waiting for them to bounce back, they simply wait for an activated tag to come through. The activated tag-- a small, functioning radio transmitter and receiver, will receive the gate’s signal and transmit one of its own, causing the alarms to go off. An inactivated tag, on the other hand, has been disabled at the checkout line by either destroying or deactivating the electronic component in the tag. Though the deactivation process doesn’t always work, the concept itself is simple and…

    • 536 Words
    • 3 Pages
    Good Essays
  • Satisfactory Essays

    Week 1 HW Graded

    • 1751 Words
    • 26 Pages

    The output of an AND gate should be 1 when ALL inputs are 1. The output of an AND gate should be 0 when ANY input is 0. For more information, refer to the Week 1 Lecture or page 59 of the textbook.…

    • 1751 Words
    • 26 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Jan 2013

    • 1437 Words
    • 13 Pages

    (a) State the output of each of the following logic circuits for the inputs given.…

    • 1437 Words
    • 13 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Intrlligent Systems

    • 259 Words
    • 2 Pages

     Who thinks it will rain tomorrow?  What is the forecast?  What will you answer next week?…

    • 259 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    Abstract-The advent of dynamic CMOS logic, more precisely domino logic, made them widely used for the implementation of low power VLSI circuits. However, the main drawback of this logic is the non implementation of inverted logic. To implement the inverted logic, it is required to duplicate the logic circuit up to that part with inverted inputs. This obviously results the increase in area, delay as well as the power dissipation of the circuit. On the other hand, it is very simple to realize the circuit with both the inverted and non-inverted logic using pseudo NMOS implementation. In any transition either the pull up or pull down network is activated meaning the input capacitance of the inactive network loads the input. Moreover pmos transistors have poor mobility and must be sized larger to achieve comparable rising and falling delays further increasing input capacitance. In this paper, this problem is addressed with the realization of the circuit which requires the implementation of inverted logic using pseudo nmos logic. Pseudo NMOS and dynamic gates offer improved speed by removing the PMOS transistors from loading the input. To show the efficiency of the proposed model, a simple example like implementation of high fan-in NAND gate cascaded with AND gate is considered. With the comparison of all the three logics with a fixed fan-in of 7, 8 and 9 for both the gates, on an average 62.7% improvement is achieved in Power Delay Product (PDP), 10.4% improvement in area in terms of transistors using pseudo nmos logic implementation over static logic implementation and 65.64% improvement in PDP and 25.4% improvement in area over dynamic CMOSimplementation when designed in 180nm technology.…

    • 2594 Words
    • 11 Pages
    Powerful Essays
  • Satisfactory Essays

    Logic Gates

    • 754 Words
    • 4 Pages

    A half-adder (HA) is an adder that accepts two inputs and gives two outputs. The two inputs are the two single bit binary values that will be added to each other. The two outputs represent the sum. We need two outputs (rather than one output) because the sum may have a carry bit. For example, in binary, 1+0 = 1. This situation has no carry bit in the output. In other words, the output itself is 1 bit. However, if we add 1+1, we get 10. This output is 2 bits long. This is a case where the carry-bit for the output is needed. A half adder consists of two logic gates. These are an AND gate, and an Exclusive OR gate. A diagram of a half adder is shown below.…

    • 754 Words
    • 4 Pages
    Satisfactory Essays
  • Good Essays

    Introduction to Plc

    • 2873 Words
    • 12 Pages

    Modern control systems still include relays, but these are rarely used for logic. A relay is a simple device that uses a magnetic field to control a switch, as pictured in . When a voltage is applied to the input coil, the resulting current creates a magnetic field. The magnetic field pulls a metal switch (or reed) towards it and the contacts touch, closing the switch. The contact that closes when the coil is energized is called normally open. The normally closed contacts touch…

    • 2873 Words
    • 12 Pages
    Good Essays
  • Good Essays

    Wedding Dance

    • 979 Words
    • 4 Pages

    The required boolean results are transferred from a truth table onto a two-dimensional grid where the cells are ordered in Gray code, and each cell position represents one combination of input conditions, while each cell value represents the corresponding output value. Optimal groups of 1s or 0s are identified, which represent the terms of a canonical form of the logic in the original truth table.[1] These terms can be used to write a minimal boolean expression representing the required logic.…

    • 979 Words
    • 4 Pages
    Good Essays
  • Powerful Essays

    ada paper

    • 1146 Words
    • 5 Pages

    A Circuit configuration or arrangement of the circuit elements in a special manner will result in a particular Logic Family.…

    • 1146 Words
    • 5 Pages
    Powerful Essays