Preview

ECT114 week 3 lab

Satisfactory Essays
Open Document
Open Document
299 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
ECT114 week 3 lab
SCORE: _______/48 points

1. Using QUARTUS II software, open a new Block Diagram/Schematic file. Enter the logic gate symbols representing the following gates. Connect and label input and output pins. Label the inputs as A, B, C… and label the output as Z. Paste the schematics into this iLab. (14 points)

a. 3 input AND gate
b. 6 input OR gate
c. 2 input XOR gate
d. 4 input NAND gate
e. NOT gate
f. 8 input NOR gate
g. 2 input XNOR gate

2. Using QUARTUS II software, open a Block Diagram/Schematic file. Insert the logic gate symbol for the following Boolean expressions. Connect and label input and output pins. Paste the schematics into this iLab. (20 points)

a.
b.
c.
d.
e.

3. Analyze the switch logic circuit in Figure 1. The light ON is considered a logic HIGH, and the light OFF is considered a logic LOW.

Figure

a. Determine the truth table for the switch circuit in Figure 1. (4 points)

b. Determine the type of gate represented in Figure 1. (2 points) And Gate
c. Sketch the output of Figure 1 based on the input waveforms shown below. Copy Figure 2 into MS-PAINT and use line draw to sketch your output then replace Figure 2 with your waveforms. (2 points)

d. Open a block diagram file in Quartus II, Insert the logic symbol from part b. Add inputs and outputs. Name the inputs SWITCH1 and SWITCH2. Label the output as LIGHT. Copy and insert your figure below. (4 points)

e. Write a technical statement describing the circuit configuration and behavior of Figure 1. Include the name of the logic circuit a written interpretation of the function table. (2 points) The output of the __0_ gate is a logic LOW when _____When one of the two switchs are open or LOW_______ The output of the _1__ gate is a logic HIGH when __When both switchs are Closed or HIGH__________

You May Also Find These Documents Helpful

  • Satisfactory Essays

    Nt1310 Week 4 Lab Report

    • 925 Words
    • 4 Pages

    24. Calculate the magnitude and phase angle of the circuit impedance shown in Figure 11.39b.…

    • 925 Words
    • 4 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Assume in the following diagram that switch 2 goes offline. What switch will be root and what will be the ports states for the reaming switches?…

    • 326 Words
    • 5 Pages
    Satisfactory Essays
  • Good Essays

    ECT-120

    • 1527 Words
    • 9 Pages

    3. Press the A key to close the switch and observe the effect on the capacitor voltage.…

    • 1527 Words
    • 9 Pages
    Good Essays
  • Satisfactory Essays

    4. In the source window right click on the device and select add source and add the written verilog code as shown in figure 3 and figure 4.…

    • 419 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Ece241 Project

    • 583 Words
    • 3 Pages

    Recommended Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto DISCLAIMER: The information contained in this document does NOT contain official grading policy. The information provided here is based on my personal experience with ECE241 course projects in the previous years. Its purpose is to warn you of some common mistakes and answer some common questions student in earlier years had. As grading policies and project requirements change from year to year, please consult course web site or your instructor for official policies. THIS DOCUMENT MAY CONTAIN SOME MISTAKES. I will do my best to point those mistakes to you if I discover any, but I cannot make any guarantees. All information in this document is MY PERSONAL PREFERRED WAY OF DOING VARIOUS TASKS RELATED TO HARDWARE DESIGN. It is by no means the only possible way to perform these tasks. Also, this document does not cover, nor does it attempt to cover all aspects of various problems discussed. Therefore, you should not make any implications on aspects of the problems not mentioned in this document. In other words, if the document states X, and you try to do Y, which is “very similar to X”, do not assume that statements this document makes for X necessarily hold for Y. CHECK YOUR ASSUMPTIONS against your textbook, course notes, your instructor’s and/or TA’s advice, compilation and simulation results from Quartus, and finally, common sense. Verilog and Quartus Issues When using Verilog for the first time in a real project, users are often tempted to use fancy features of the language to make their lives easier. Unfortunately, if one succumbs to those temptations, they usually make their lives harder. The main reason for that is that Verilog, the way it is used in ECE241 labs and the way Quartus II interprets it, is not a programming language. Verilog is a hardware description language, meaning that various blocks of code directly map into…

    • 583 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    ECT114 Week3 Homework

    • 1022 Words
    • 15 Pages

    Z is the output of a NAND gate. The Boolean operator for the NAND gate is , there should be an inversion bar over the entire expression, and the inputs are (A + B) and (C D). Refer to Chapter 3…

    • 1022 Words
    • 15 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Logic Gates

    • 754 Words
    • 4 Pages

    For the design of the half adder, do the following. 1) Create a new project in Quartus. Where it asks for the family or device you wish to target for compilation, select the Cyclone II board. Under the list of available devices, click EP2C35F672C6. 2) Design the half-adder shown in figure 1 in a…

    • 754 Words
    • 4 Pages
    Satisfactory Essays
  • Good Essays

    Fritz

    • 765 Words
    • 4 Pages

    | A box with input and control logic on one side, and output on the other.…

    • 765 Words
    • 4 Pages
    Good Essays
  • Good Essays

    Cmos

    • 761 Words
    • 4 Pages

    We have just seen how to implement a simple logic gate using transistors. To implement the rest of logical gates (and whatever circuit we might think off), we will analyze first the behavior of the transistors when connected in a “series” fashion or in a “parallel” way.…

    • 761 Words
    • 4 Pages
    Good Essays
  • Satisfactory Essays

    A technique of entering CPLD design information by using a CAD (computer aided design) tool to draw a logic circuit as a…

    • 415 Words
    • 2 Pages
    Satisfactory Essays
  • Good Essays

    Baba ji ka thullu

    • 1453 Words
    • 6 Pages

    can access all of the design entry and design implementation tools. You can also access…

    • 1453 Words
    • 6 Pages
    Good Essays
  • Powerful Essays

    Section 3: Design the automation system using only pneumatic component without any electro-pneumatic control and explain the working principle of the system.…

    • 3232 Words
    • 13 Pages
    Powerful Essays
  • Powerful Essays

    the gate control is done using microcontroller. The automatic opening and closing of the gate and…

    • 8067 Words
    • 50 Pages
    Powerful Essays
  • Powerful Essays

    ada paper

    • 1146 Words
    • 5 Pages

    A Circuit configuration or arrangement of the circuit elements in a special manner will result in a particular Logic Family.…

    • 1146 Words
    • 5 Pages
    Powerful Essays
  • Satisfactory Essays

    COMPUTER NOTE

    • 7943 Words
    • 36 Pages

    Some of the things that a computer can do and some of the things it cannot do.…

    • 7943 Words
    • 36 Pages
    Satisfactory Essays