Hybrid Nanomemristor or Transistor Logic Circuit

Only available on StudyMode
  • Download(s) : 95
  • Published : May 5, 2013
Open Document
Text Preview
A hybrid nanomemristor/transistor logic circuit capable of self-programming Julien Borghetti, Zhiyong Li, Joseph Straznicky, Xuema Li, Douglas A. A. Ohlberg, Wei Wu, Duncan R. Stewart, and R. Stanley Williams1 Information and Quantum Systems Lab, Hewlett-Packard Laboratories, 1501 Page Mill Road, Palo Alto, CA 94304 Edited by Konstantin Likharev, State University of New York, Stony Brook University, and accepted by the Editorial Board December 19, 2008 (received for review July 9, 2008)

Memristor crossbars were fabricated at 40 nm half-pitch, using nanoimprint lithography on the same substrate with Si metaloxide-semiconductor field effect transistor (MOS FET) arrays to form fully integrated hybrid memory resistor (memristor)/transistor circuits. The digitally configured memristor crossbars were used to perform logic functions, to serve as a routing fabric for interconnecting the FETs and as the target for storing information. As an illustrative demonstration, the compound Boolean logic operation (A AND B) OR (C AND D) was performed with kilohertz frequency inputs, using resistor-based logic in a memristor crossbar with FET inverter/amplifier outputs. By routing the output signal of a logic operation back onto a target memristor inside the array, the crossbar was conditionally configured by setting the state of a nonvolatile switch. Such conditional programming illuminates the way for a variety of self-programmed logic arrays, and for electronic synaptic computing. crossbar integrated circuit memristor nanoimprint lithography

he memory resistor (memristor), the 4th basic passive circuit element, was originally predicted to exist by Leon Chua in 1971 (1) and was later generalized to a family of dynamical systems called memristive devices in 1976 (2). For simplicity in the exposition of this article, we will use the word ‘‘memristor’’ to mean either a ‘‘pure’’ memristor or a memristive device, because the distinction is not important in the context of the present discussion. The first intentional working examples of these devices, along with a simplified physics-based model for how they operate, were described in 2008 (3, 4). A memristor is a 2-terminal thin-film electrical circuit element that changes its resistance depending on the total amount of charge that flows through the device. This property arises naturally in systems for which the electronic and dopant equations of motion in a semiconductor are coupled in the presence of an applied electric field. The magnitude of the nonlinear or charge dependent component of memristance in a semiconductor film is proportional to the inverse square of the thickness of the film, and thus becomes very important at the nanometer scale (3). Memristance is very interesting for a variety of digital and analog switching applications (1, 2), especially because a memristor does not lose its state when the electrical power is turned off (the memory is nonvolatile). Because they are passive elements (they cannot introduce energy into a circuit), memristors need to be integrated into circuits with active circuit elements such as transistors to realize their functionality. However, because a significant number of transistors are required to emulate the properties of a memristor (1), hybrid circuits containing memristors and transistors can deliver the same or enhanced functionality with many fewer components, thus providing dramatic savings for both chip area and operating power. Perhaps the ideal platform for using memristors is a crossbar array, which is formed by connecting 2 sets of parallel wires crossing over each other with a switch at the intersection of each wire pair (see Fig. 1). www.pnas.org cgi doi 10.1073 pnas.0806642106


Crossbars have been proposed for and implemented in a variety of nanoscale electronic integrated circuit architectures, such as memory and logic systems (5–12). A 2-dimensional grid offers several advantages for computing at the nanoscale: It is scalable...
tracking img