IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 52, NO. 8, AUGUST 2005
Design Procedure for Two-Stage CMOS Opamp With Flexible Noise-Power Balancing Scheme Jirayuth Mahattanakul, Member, IEEE, and Jamorn Chutichatuporn Abstract—This paper presents a basic two-stage CMOS opamp design procedure that provides the circuit designer with a means to strike a balance between two important characteristics in electronic circuit design, namely noise performance and power consumption. It is shown in this paper that, unlike the previously reported design procedures, the proposed design step allows opamp designers to trade between noise performance and power consumption with greater ﬂexibility. In order to verify the viability of the proposed design step, SPICE simulation results of the opamp designed by the proposed procedure, under a variety of temperature and process conditions, are given. Index Terms—CMOS analog integrated circuits, frequency compensation, operational ampliﬁer, poles and zeroes. Fig. 1. Basic two-stage CMOS opamp.
I. INTRODUCTION MOS opamps are ubiquitous integral parts in various analog and mixed-signal circuits and systems. The two-stage CMOS opamp shown in Fig. 1 is widely used because of its simple structure and robustness. In designing an opamp, numerous electrical characteristics, e.g., gain-bandwidth, slew rate, common-mode range, output swing, offset, all have to be taken into consideration. Furthermore, since opamps are designed to be operated with negative-feedback connection, frequency compensation is necessary for closed-loop stability. Unfortunately, in order to achieve the required degree of stability, generally indicated by phase margin, other performance parameters are usually compromised. As a result, designing an opamp that meets all speciﬁcations needs a good compensation strategy and design methodology. The simplest frequency compensation technique employs the across Miller effect by connecting a compensation capacitor the high-gain stage. A design procedure for this type of opamp can be found in . However, due to an unintentional feed-forward path through the Miller capacitor, a right-half-plane (RHP) zero is also created and the phase margin is degraded. Such a zero, however, can be removed if a proper nullifying resistor is inserted in series with the Miller capacitor –. A design procedure for the zero-nulliﬁcation opamp can be found in . is an imIt will be shown in Section III that the value of portant factor when determining noise and power, e.g., by decreasing , power consumption can be reduced but at the expense of noise performance. Unfortunately, one of the necesManuscript received February 13, 2003; revised June 22, 2004 and December 13, 2004. This paper was recommended by Associate Editor P. Wambacq. J. Mahattanakul is with the Mahanakorn University of Technology, Bangkok 10530, Thailand (e-mail:firstname.lastname@example.org). J. Chutichatuporn is with the RGY Hydraulic Company, Cholburi 20170, Thailand (e-mail: email@example.com). Digital Object Identiﬁer 10.1109/TCSI.2005.851395
sary imposing conditions of the design procedure in  is being much larger than the parasitic capacitance associated with the input node of the high-gain stage. This condition thus reduces one important degree-of-freedom in analog circuit design, namely the tradeoff between noise and power consumption. In this work, it has been shown that by employing such a technique, the value of the compensation capacitor, , can be made much smaller than when employing other techniques. As provides such, the ﬂexibility of choosing a wider range of the designer with a greater degree of freedom to optimize the opamp in terms of noise and power. II. BASIC OPAMP EQUATIONS For simplicity, both the mobility reduction due to the normal ﬁeld and the velocity saturation effect associated with MOS devices will be neglected. The following MOSFET, strong-inversion, square-law equations: (1)...
References:  P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 2002.  G. Palmisano, G. Palumbo, and S. Pennisi, “Design procedure for two-stage CMOS transconductance operational ampliﬁers: A tutorial,” in Analog Integrated Circuits and Signal Processing. Norwell, MA: Kluwer, 2001, vol. 27, pp. 179–189.  P. Gray, P. Hurst, S. Lewis, and R. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 2001.  D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.  G. Palmisano and G. Palumbo, “An optimized compensation strategy for two-stage CMOS opampS,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., no. 3, pp. 178–182, Mar. 1995.  R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation. New York: Wiley Interscience, 1998.
Jirayuth Mahattanakul (S’91–M’98) was born in Bangkok, Thailand, in 1968. He received the B.Eng. degree from King Mongkut’s Institute of Technology, Bangkok, Thailand, the M.S. degree from Florida Institute of Technology, Melbourne, and the Ph.D. degree from Imperial College London, London, U.K., in 1990, 1992, and 1998, respectively, all in electrical engineering. From 1992 to 1994, he was with TelecomAsia, Bangkok, Thailand, in the Network Planning and Engineering Division. In 1994, he joined Mahanakorn University of Technology, Bangkok, Thailand, where he is currently a Dean of Graduate School and an Associate Professor of Electronic Engineering. Dr. Mahattanakul was a member of the Executive Committee of the Engineering Institute of Thailand and is a committee of the IEEE Circuits and Systems Chapter—Thailand Section.
Jamorn Chutichatuporn was born in Cholburi, Thailand, in 1977. He received the B.Eng. and the M.Eng. degrees in electronic engineering from Mahanakorn University of Technology in 2000 and 2002, respectively. From 2003 to 2004, he was with Delta Electronics (Thailand) Public Company Limited, Samutprakarn, Thailand, in the R&D Division. Since 2004, he joined RGY Hydraulic Company, Cholburi, Thailand, where he is currently a General Manager.
Authorized licensed use limited to: AMITY University. Downloaded on November 16, 2009 at 05:58 from IEEE Xplore. Restrictions apply.
Please join StudyMode to read the full document