Topics: Binary numeral system, Computer arithmetic, Computer Pages: 20 (3829 words) Published: July 13, 2013
Dept. of Electrical and Computer Engineering University of Minnesota, Minneapolis, MN 55455, USA E-mail: parhi@ee.umn.edu Keshab K. Parhi

INTRODUCTION

leads to much faster and smaller binary adders. The use of redundant arithmetic in fast binary arithmetic was rst published in 5]. Many approaches to RB conversion have been published in 6]- 9]. The equivalence between binary addition and RB conversion is now clearly understood. Thus, algorithms known for one problem can be directly applied for the other. This paper considers two types of RB converters referred to as tree-based and carry-select which are obtained exactly in the same way as binary look-ahead and carry-select adders are designed. In this paper, it is shown that fastest binary adders can be designed using tree-based RB converters obtained using look-ahead approaches 3] 10]. It is shown that fastest binary addition can be performed using (Wlog2 W +1) multiplexers in time (log2W +1)tmux. If fastest design is not needed, then a family of adders can be designed using tree-based and carry-select converters. These adders can be analyzed for power consumption and the design with least power can be selected.

Consider the operation X = A + B where X = xW ?1 :::x0 , A = aW ?1 :::a0 , and B = bW ?1 :::b0 , represent W bit binary numbers. This addition can be expressed as X = A + B = A ? (?B ) = A ? (B + 1) = (A ? B ) + (?1). The negative of B is rst expressed in terms of sum of one's complement which corresponds to bit inversion and 1 in the least signi cant bit (lsb) position. The composite number (A ? B ) can be interpreted as a redundant number where each...

References: 1] K. Hwang, Computer Arithmetic: Pronciples, Architecture and Design, Wiley, NY, 1979.
2] J. Uya, K. Kaneko, and J. Yasui, A CMOS oating point multiplier", IEEE Jour. of Solid-State Circuits, vol. SC-19, pp. 697{702, Oct. 1984. 3] R. P. Brent and H. T. Kung, A regular layout for parallel adders", IEEE Trans. on Computers, vol. C-31, pp. 260{264, Mar. 1982. 4] R. I. Hartley and K. K. Parhi, Digit-Serial Computation, Kluwer Academic Publishers, Norwell, MA, 1995. 5] A. Avizienis, Signed digit number representation for fast parallel arithmetic", IRE Trans. on Computers, vol. EC-10, pp. 389{400, Sept. 1961. 6] S.-M. Yen et al., An e cient redundant-binary number to binary number converter", IEEE Jour. of Solid-State Circuits, vol. 27, pp. 109{112, Jan. 1992. 7] H. R. Srinivas and K. K. Parhi, A fast VLSI adder architecture", IEEE Jour. of Solid-State Circuits, vol. 27, pp. 761{767, May 1992. 8] J. M. Dobson and G. M. Blair, Fast two 's complement VLSI adder design", Electronics Letters, vol. 31, pp. 773{783, 28th Sept. 1995. 9] H. Makino et al., An 8.8-ns 54X54-bit multiplier with high speed redundant binary architecture", IEEE Jour. of Solid-State Circuits, vol. 31, pp. 773{783, June 1996. 10] K. K. Parhi and D. G. Messerschmitt, Pipeline interleaving and parallelism in recursive digital lters, parts I and II", IEEE Trans. on Acoustics, Speech and Signal Processing, vol. 37, pp. 1099{1135, July 1989. 11] A. Vandemeulebroecke, E. Vanzieleghem, T. Denayer, and P. G. A. Jespers, A new carry-free division algorithm and its application to a singlechip 1024-b RSA processor", IEEE Jour. of Solid-State Circuits, vol. 25, pp. 748{756, June 1990. 12] J. H. Satyanarayana and K. K. Parhi, HEAT: Hierarchical energy analysis tool", in 33rd ACM/IEE Design Automation Conference, pp. 9{14, Las Vegas, NV, June 1996. 13] J. Slansky, Conditional-sum addition logic", IRE Trans. on Electronic Computers, vol. EC-9, pp. 226{231, June 1960.