Preview

32- bit sine and cosine function generator

Satisfactory Essays
Open Document
Open Document
3813 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
32- bit sine and cosine function generator
CENTRAL INSTITUTE OF TECHNOLOGY, KOKRAJHAR (Centrally Funded Institute under MHRD, Govt. of India) KOKRAJHAR::783370:: BODOLAND Estd. :: 2006

A
Project Report
On
SINE AND COSINE FUNCTION GENERATOR
USING VHDL
Submitted by, DHARMESWAR BORO ROLL NO: Gau-c-10/L-322. PINOSH KR HAJOARY ROLL NO: Gau-c-10/L-336. MUNGSHAR BORO ROLL NO: - Gau-c-10-267. Table of contents:
CONTENTS Page No.
Title Page ………………………… 1
Candidate Declaration ………………………… 2
Certificate from the
Guidance ………………………… 3
Certificate from the Department ………………………… 4
Acknowledgement ………………………… 5
Abstract ………………………… 6
Chapter 1: Introduction 7
1.1 A general discussion applied algorithm. ………………………… 8-9
Chapter 2: Circuit Model ………………………… 10
2.1 Circuit Diagram ………………………… 10
2.2 Description of the circuit ………………………… 11
2.3 Divider Algorithm ………………………….. 12
2.4 Divider Flow Chart …………………………. 13
Chapter 3: Advantages and Disadvantages. …………………………. 14
3.1 Advantages …………………………. 14
3.2 Disadvantages …………………………. 14
Chapter 4 : Application …………………………. 15
Chapter5 : Result and Schematic view ………………………… 16
Chapter6: Conclusion ………………………… 17
Chapter 7: Future course of work …………………………. 18
Chapter 8: Appendix …………………………. 19-27 8.1: Timing Report
…………………………. 19-21 8.2: Synthesis Report ………………………………… 21-27
Chapter 9: Reference …………………………………. 28
CANDIDATE DECLARATION: We certify that this project titled “A Project Report On SINE AND COSINE FUNCTION GENERATOR Using VHDL”, a



References: ALGORITHM ",  Inventi Impact: VLSI ,  Vol. 2013 , Article ID " Inventi : evs/82/13 " , 2013 833- 854, 1997. 6. D. Perry, VHDL, New York, NY: McGraw Hill, Second Edition, 1994. 10, No. 2, pp. 112-122, 1973. 388-393, Sept. 23-26, 2001.

You May Also Find These Documents Helpful

  • Satisfactory Essays

    a. Write a C++ function named fracpart() that returns the fractional part of any number…

    • 720 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Ece241 Project

    • 583 Words
    • 3 Pages

    Recommended Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto DISCLAIMER: The information contained in this document does NOT contain official grading policy. The information provided here is based on my personal experience with ECE241 course projects in the previous years. Its purpose is to warn you of some common mistakes and answer some common questions student in earlier years had. As grading policies and project requirements change from year to year, please consult course web site or your instructor for official policies. THIS DOCUMENT MAY CONTAIN SOME MISTAKES. I will do my best to point those mistakes to you if I discover any, but I cannot make any guarantees. All information in this document is MY PERSONAL PREFERRED WAY OF DOING VARIOUS TASKS RELATED TO HARDWARE DESIGN. It is by no means the only possible way to perform these tasks. Also, this document does not cover, nor does it attempt to cover all aspects of various problems discussed. Therefore, you should not make any implications on aspects of the problems not mentioned in this document. In other words, if the document states X, and you try to do Y, which is “very similar to X”, do not assume that statements this document makes for X necessarily hold for Y. CHECK YOUR ASSUMPTIONS against your textbook, course notes, your instructor’s and/or TA’s advice, compilation and simulation results from Quartus, and finally, common sense. Verilog and Quartus Issues When using Verilog for the first time in a real project, users are often tempted to use fancy features of the language to make their lives easier. Unfortunately, if one succumbs to those temptations, they usually make their lives harder. The main reason for that is that Verilog, the way it is used in ECE241 labs and the way Quartus II interprets it, is not a programming language. Verilog is a hardware description language, meaning that various blocks of code directly map into…

    • 583 Words
    • 3 Pages
    Satisfactory Essays
  • Good Essays

    Figure 1: Overall Block Diagram The goal of this project is to provide you with a more practical hands-on approach to computer architecture design problems. The processor complex you will be designing is a 32-bit version of the MIPS processor; however, the instruction set will be a small subset of the actual MIPS ISA. You should implement the end to end operation of the complex utilizing the VHDL hardware descriptive language. You may use any constructs within the VHDL language, however, the design must be of your own. Copying of any form from any other student or any internal or external sources is illegal and will not be accepted. The processor supports the three instruction formats: R-format, I-format, and J-format as described in the text book and lectures. Table I Summarizes the core set of instructions for your ISA. The memory is assumed to be byte addressable and each word is 32 bits.…

    • 1082 Words
    • 5 Pages
    Good Essays
  • Good Essays

    ECET230 Lab1 Procedures

    • 2138 Words
    • 8 Pages

    The second method of DESIGN ENTRY is to use a specialized programming language called VHDL (Very high-speed integrated circuit Hardware Description Language). This method is used in this and future Labs.…

    • 2138 Words
    • 8 Pages
    Good Essays
  • Satisfactory Essays

    quiz 1 answer

    • 291 Words
    • 5 Pages

    5. Implement the function g = (a+b)(a'+c) using only NOR gates. You may use NOR gates…

    • 291 Words
    • 5 Pages
    Satisfactory Essays
  • Satisfactory Essays

    If we use xin=M+ ¼ and yin=M -1/4 we can compute xout=sqrt(M). The other equations of the cordic remain the same ie, X(i+1)=x(i)+d(i)*y(i)*2-i Y(i+1)=y(i)+d(i)*x(i)*2-i Z(i+1)= z(i) – d(i)*a(i) where a(i)=tan-1 (2-i) In this case we use 16bit fixed point notation with one sign bit and 15 bits in Q15 notation. A total of 12 iterations are used to reach the result where y(i) is sufficiently close to 0 and x(i) is approximately equal to sqrt(M). In case of hyperbolic, it is necessary to repeat shift iteration number for 4 th and 7th iterations in order to make the series to converge. The final obtained x(i) is to be multiplied by 1.207534056 to get the result. The flow chart for the algorithm implement in the VHDL code is as shown in the following page. d(i)=1 if x(i)*y(i)0…

    • 322 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    Cordic Sine and Cosine

    • 1895 Words
    • 8 Pages

    I. INTRODUCTION Coordinate Rotation Digital Computer is abbreviated as CORDIC. Its implementation was first described in 1959 by Jack E. Volder [1], for the computation of trigonometric functions, multiplication and division. Further work has been carried out by J. S.…

    • 1895 Words
    • 8 Pages
    Powerful Essays
  • Powerful Essays

    Kolo Ay Kalam

    • 3226 Words
    • 13 Pages

    The exercises in this course use Octave,1 a high-level programming language well-suited for numerical computations. If you do not have Octave…

    • 3226 Words
    • 13 Pages
    Powerful Essays
  • Satisfactory Essays

    This is a simple function generator circuit that can produce thefollowing waveforms: square wave, triangular wave, and sinewave.The circuit's main components are four 741 IC's. The 741 is aop-amp IC. The first op amp in Figure is configured as anastablemultivibrator, which continuously generates a squarewave. Assume that C3 has no charge initially. The voltage at theinverting input is zero, while the voltage at the non-inverting inputis very slightly positive (a ratio of the op amp's output offsetvoltage as determined by R3 and R2). This minute voltagedifference at the inputs is enough to cause the op amp's output toswing to 'high'.When the output becomes high, C3 starts charging up. Thevoltage at the inverting input soon exceeds that at the non-inverting input, forcing the output to swing to 'low', whichdischarges C3 again. At a certain point, the voltage at the non-inverting input exceeds that at the inverting input again, and theoutput of the op amp goes high again.This cycle wherein the first op amp's output swings between 'low'and 'high' goes on indefinitely, generating the square wave.Thetwo middle op-amps are both configured as integrators. The inputto the second op amp is the square wave output of the first opamp. Being configured as an integrator, this op amp outputs atriangular wave (the integral of a square wave), as shown inFigure.The triangular wave output of the second op amp is then fed intothe third op amp, which is also configured as an integrator. Theoutput of the third op amp is a sine wave (the integral of atriangular wave).…

    • 389 Words
    • 2 Pages
    Satisfactory Essays
  • Better Essays

    Discrete Cosine Transform

    • 6299 Words
    • 26 Pages

    References: [1] N. Ahmed, T. Natarajan, and K. R. Rao, Discrete cosine transform, IEEE Trans. Comput., C-23 (1974), pp. 90–93. [2] R. Coifman and Y. Meyer, Remarques sur l’analyse de Fourier a fenˆtre, C. R. Acad. Sci. ` e Paris, 312 (1991), pp. 259–261. [3] N. J. Jayant and P. Noll, Digital Coding of Waveforms, Prentice-Hall, Englewood Cliffs, NJ, 1984. [4] H. S. Malvar, Signal Processing with Lapped Transforms, Artech House, Norwood, MA, 1992. [5] S. Martucci, Symmetric convolution and the discrete sine and cosine transforms, IEEE Trans. Signal Processing, 42 (1994), pp. 1038–1051. [6] K. R. Rao and P. Yip, Discrete Cosine Transforms, Academic Press, New York, 1990. [7] V. Sanchez, P. Garcia, A. Peinado, J. Segura, and A. Rubio, Diagonalizing properties of the discrete cosine transforms, IEEE Trans. Signal Processing, 43 (1995), pp. 2631–2641. [8] G. Strang, The search for a good basis, in Numerical Analysis 1997, D. Griffiths, D. Higham, and A. Watson, eds., Pitman Res. Notes Math. Ser., Addison Wesley Longman, Harlow, UK, 1997. [9] G. Strang and T. Nguyen, Wavelets and Filter Banks, Wellesley-Cambridge Press, Wellesley, MA, 1996. [10] Z. Wang and B. Hunt, The discrete W-transform, Appl. Math. Comput., 16 (1985), pp. 19–48. [11] M. V. Wickerhauser, Adapted Wavelet Analysis from Theory to Software, AK Peters, Natick, MA, 1994. [12] D. Zachmann, Eigenvalues and Eigenvectors of Finite Difference Matrices, unpublished manuscript, 1987, http://epubs.siam.org/sirev/zachmann/. .…

    • 6299 Words
    • 26 Pages
    Better Essays
  • Better Essays

    ISE is the foundation for Xilinx FPGA logic design. Because FPGA design can be an involved process, Xilinx has provided software development tools that allow the designer to circumvent some of this complexity. Various utilities such as constraints entry, timing analysis, logic placement and routing, and device programming have all been integrated into ISE. Xilinx ISE (Integrated Synthesis Environment) is a software tool produced by Xilinx for synthesis and analysis of HDL designs, enabling the developer to synthesize ("compile") their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.…

    • 5823 Words
    • 24 Pages
    Better Essays
  • Satisfactory Essays

    Full Adder

    • 351 Words
    • 2 Pages

    In this implementation, the final OR gate before the carry-out output may be replaced by an XOR gate without altering the resulting logic. Using only two types of gates is convenient if the circuit is being implemented using simple IC chips which contain only one gate type per chip. In this light, Cout can be implemented as .…

    • 351 Words
    • 2 Pages
    Satisfactory Essays
  • Good Essays

    Taylor Series

    • 706 Words
    • 3 Pages

    The command DIVPC needs two polynomials and an integer. It returns the increasing power quotient of the two polynomials up to an order indicated by the integer. The command lim takes an algebraic object and an equation of the form variable=expression. It returns the limit of the algebraic expression when the given variable approaches the expression at the right hand side of the equation. The command SERIES needs an algebraic expression, and equation of the form variable=expression, and an integer. It returns a list at stack level 2 and an equation at stack level 1. The list contains 4 items: The limit of the expression when the given variable approaches the expression at the right hand side of the equation. The equivalent value expression at that point. The power expansion at that point. And finally the order of the residual at that point. The equation on stack level 1 is of the form h=variable-expression, where variable and expression are the same as in the equation variable=expression that we provided as argument for the command. The command TAYLOR0 performs a Maclaurin series expansion of an expression in the default independent variable, VX…

    • 706 Words
    • 3 Pages
    Good Essays
  • Good Essays

    Uart

    • 1427 Words
    • 6 Pages

    FPGA Prototyping by VHDL Examples. By Pong P. Chu Copyright @ 2008 John Wiley & Sons, Inc.…

    • 1427 Words
    • 6 Pages
    Good Essays
  • Powerful Essays

    bitshandout

    • 737 Words
    • 15 Pages

    In addition to Part I (General Handout for all courses appended to the time table) this portion gives…

    • 737 Words
    • 15 Pages
    Powerful Essays