• Seema Eassy
    for 16-bit timer 0. PIO0_4 — General purpose digital input/output pin (open-drain). SCL — I2C-bus, open-drain clock input/output. High-current sink only if I2C Fast-mode Plus is selected in the I/O configuration register. PIO0_5 — General purpose digital input/output pin (open-drain). SDA — I2C-bus...
    Premium 37643 Words 151 Pages
  • Virtex-4 Fpga Data Sheet
    400 Mb/s 330 Mb/s 400 Mb/s 710 MHz 1 Gb/s 710 MHz 1 Gb/s 645 MHz 800 Mb/s -12 -11 -10 Notes: 1. Input clocks above 622 MHz require AC coupling. 2. Performance defined using design implementation described in application note XAPP721, High-Performance DDR2 SDRAM Interface Data Capture...
    Premium 23805 Words 96 Pages
  • P89V51Rd2 Microcontroller
    ) * Supports 12-clock (default) or 6-clock mode selection via software or ISP * SPI (Serial Peripheral Interface) and enhanced UART * PCA (Programmable Counter Array) with PWM and Capture/Compare functions * Four 8-bit I/O ports with three high-current Port 1 pins (16 mA each...
    Premium 334 Words 2 Pages
  • Integrated Circuits. P89C51Rb2Hxx P89C51Rc2Hxx P89C51Rd2Hxx 80c51 8-Bit Flash Microcontroller Family
    by holding the RST pin high for at least two machine cycles (12 oscillator periods in 6 clock mode, or 24 oscillator periods in 12 clock mode), while the oscillator is running. To ensure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a...
    Premium 21219 Words 85 Pages
  • Pic Microcontroller
    I 4 1 I/O I I O 5 2 I/O I I 6 3 I/O I O 7 4 I/O I I O TTL Digital I/O. Analog input 4. SPI slave select input. Comparator 2 output. ST Digital I/O – Open-drain when configured as output. Timer0 external clock input. Comparator 1 output. TTL Digital I/O. Analog input 3. A/D reference voltage (High...
    Premium 66370 Words 266 Pages
  • Microconroler
    7 8 PTA0 NC 9 10 PTA7 NC 11 12 PTC0 OSC1 13 14 PTC1 VDD 15 16 PTC3 18.3.1.1 Normal Monitor Mode When VTST is applied to IRQ and PTC3 is low upon monitor mode entry, the bus frequency is a divide-by-two of the input clock. If PTC3 is high...
    Premium 77195 Words 309 Pages
  • Ojdsjn Njasd
    serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 12). S W T R I A R DEVICE T T ADDRESS E SDA LINE M S B L R AM S / CS BWK B LA M SC S BK B LRA S /C BWK N O A C K S T A R DEVICE T ADDRESS R E A D S T O P...
    Premium 3976 Words 16 Pages
  • Introduction to Sdh
    .. POH .. POH POH ..... ... VC-2 VC-1 .. .. PTR Pointer 3 VC-12s or 4 VC-11s in 1 × TUG-2 T1518100-95 Tributary units V5 RR R RR RR R 32 bytes RR R RR RR R J2 C1 C2 O O O O R R 32 bytes R RR RR RR R 140 bytes N2 C1 C2 O O O O R R 2 Mbit...
    Premium 3933 Words 16 Pages
  • Gate
    Features • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 131 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 20 MIPS Throughput at 20 MHz – On-chip 2-cycle Multiplier High...
    Premium 5348 Words 22 Pages
  • It Architecture Notes
    standard algorithm o Disadvantages  Resource conflicts – memory, I/O, etc.  Complex implementation o Adv.  High reliability • Input/ Output 9/20/12 • Basic Model o Processing speed or program execution  Determine primarily by ability of I/O operations to stay ahead of processor • I/O...
    Premium 2574 Words 11 Pages
  • msp430 datasheet
    Instruments Incorporated MSP430G2x31 MSP430G2x21 SLAS694J – FEBRUARY 2010 – REVISED FEBRUARY 2013 www.ti.com Table 1. Available Options (1) BSL EEM Flash (KB) RAM (B) Timer_A USI ADC10 Channel Clock I/O Package Type (2) MSP430G2231IRSA16 MSP430G2231IPW14...
    Premium 12633 Words 51 Pages
  • Ways to Use the Lsi
    opposing style works well for high scores in the 5, 6, 7, and 8 o clock positions. However, this does not hold true for 3 and 4 o clock which are not direct opposites of 9 and 10 o clock respectively. For these styles it is recommended that the 9 and 10 o clock styles be contrasted with the nearby...
    Premium 4020 Words 17 Pages
  • Data Sheet
    Features • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 131 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 20 MIPS Throughput at 20 MHz – On-chip 2-cycle Multiplier High...
    Premium 4665 Words 19 Pages
  • History of Microprocessors
    Model 100 portable. High level of integration, operating for the first time on a single 5-volt power supply, from 12 volts previously. Also featured serial I/O, 3 maskable interrupts, 1 non-maskable interrupt, 1 externally expandable interrupt w/[8259], status, DMA. MCS-85 family contains processors...
    Premium 4470 Words 18 Pages
  • strategy
    Voltage Range (Volts) Brown-out Reset Packages All PIC® family devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect and high I/O current capability. All PIC16F627A/628A/648A family devices use serial programming with clock pin RB6 and data pin RB7. © 2007 Microchip...
    Premium 33077 Words 133 Pages
  • Adc for Solar Tracking
    7 VIN (-) DB4 14 8 AGND ( V MAX – V MIN ) V IN ( + ) f SADJ = V MAX – 1.5 ----------------------------------------- , 256 LSB DATA OUTPUTS DB5 13 9 VREF/2 + 10µF DB6 12 10 DGND DB7 11 MSB where: VMAX = the high end of the analog input range, and VMIN...
    Premium 4488 Words 18 Pages
  • Star trek
    Hardware  Processor, memory, I/O controllers Chapter 1 — Computer Abstractions and Technology — 7 Levels of Program Code  High-level language    Assembly language   Level of abstraction closer to problem domain Provides for productivity and portability Textual...
    Premium 1897 Words 8 Pages
  • data sheet of pic
    Timer1 oscillator output or Timer1 clock input. RC1/T1OSI/CCP2 12 12 I/O ST RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output. RC2/CCP1 13 13 I/O ST RC2 can also be the Capture1 input/Compare1 output/ PWM1 output. RC3...
    Premium 55021 Words 221 Pages
  • Bibhuti
    shows a functional equivalent block diagram of the T1/T0 synchronization and edge detector logic. The registers are clocked at the positive edge of the internal system clock (clkI/O). The latch is transparent in the high period of the internal system clock. The edge detector generates one clkT1...
    Premium 98606 Words 395 Pages
  • Avr Tutorial
    typical desktop ATmega16 Typical desktop Clock frequency CPU data size RAM ROM I/O 16MHz 8 bits 1KB 16KB 32 pins 3GHz 32 bits 1GB 160GB Keyboard, monitor 65W Power consumption 20mW 2 Why use a micro-controller? It is programmable.  A code (typically written in C) decides...
    Premium 1845 Words 8 Pages