Preview

Computer Organization

Satisfactory Essays
Open Document
Open Document
343 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Computer Organization
Mark Abrasaldo 04 - 11 - 2011

CS 321 9:00am – 12:00pm Prof. Meljohn Aborde

1. CISC and RISC. Differentiate.

➢ CISC is a computer where single instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store) and/or are capable of multi-step operations or addressing modes within single instructions.

➢ RISC is a CPU design strategy based on the insight that simplified (as opposed to complex) instructions can provide higher performance if this simplicity enables much faster execution of each instruction.

➢ Difference - RISC has less instructions but apparently faster execution and less complex microcode, CISC has more instructions increasing the complexity of the microcode possibly slowing the speed.

2. Pipelining. Give examples.

➢ Pipeline is a set of data processing elements connected in series, so that the output of one element is the input of the next one. The elements of a pipeline are often executed in parallel or in time-sliced fashion; in that case, some amount of buffer storage is often inserted between elements.

➢ Examples: Intel P5 (Pentium) 5, Intel P6 (Pentium Pro) 14, Intel P6 (Pentium 3) 10, Intel Core 14.

3. Discuss Computing System.

➢ Computing System is divided into Software and Hardware. These two always communicate with each other whenever there is a process to execute. Both Software and Hardware have different tasks assigned. The Software is referred to as the Operating System or the OS. Under the OS, many operations can be made like for example creating program. A compiler is used to create a program and the compiler must be installed in the OS before it can be used. Examples of Hardware are the CPU and RAM. The Hardware is then in charged in processing the data provided by the OS. The data will be processed to the processor and the memory and then displayed to the monitor for the output. Thus,

You May Also Find These Documents Helpful

  • Satisfactory Essays

    SD1230 Lab 1

    • 239 Words
    • 2 Pages

    2. What type of instruction is used to execute different code based on a condition? -Jumps…

    • 239 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Nt1310 Unit 1 Study Guide

    • 378 Words
    • 2 Pages

    multi-core is usually the term used to describe two or more CPUs working together on the ______ chip…

    • 378 Words
    • 2 Pages
    Satisfactory Essays
  • Good Essays

    Unit 5 research paper

    • 297 Words
    • 2 Pages

    (FPU) which is a microprocessor inside the CPU. This basically helps the computer figure out…

    • 297 Words
    • 2 Pages
    Good Essays
  • Satisfactory Essays

    Referred to as a CIS (computer information system), which include computers, software, hardware, operating systems and…

    • 1005 Words
    • 5 Pages
    Satisfactory Essays
  • Satisfactory Essays

    RISC chips was developed to provide machines with high-performance at low price. However, the increasing cost made RISC chips develop more and more slowly.…

    • 433 Words
    • 2 Pages
    Satisfactory Essays
  • Good Essays

    One is that a CPU should be designed to execute a minimal set of machine instructions. This approach leads to what is called a reduced instruction set computer (RISC). The argument in favor of RISC architecture is that such a machine is efficient, fast, and less expensive to manufacture. On the other hand, others argue in favor of CPUs with the ability to execute a large number of complex instructions, even though many of them are technically redundant. The result of this approach is known as a complex instruction set computer (CISC). The argument in favor of CISC architecture is that the more complex CPU can better cope with the ever increasing complexities of today’s software. With CISC, programs can exploit a powerful rich set of instructions, many of which would require a multi-instruction sequence in a RISC design.…

    • 458 Words
    • 2 Pages
    Good Essays
  • Satisfactory Essays

    Computer Architect

    • 744 Words
    • 3 Pages

    Instruction address calculation (iac): Determine the address of the next instruction to be executed. Instruction fetch (if): Read instruction from its memory location into the processor. Instruction operation decoding (iod): Analyze instruction to determine type of operation to be performed and operand(s) to be used. Operand address calculation (oac): If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand. Operand fetch (of): Fetch the operand from memory or read it in from I/O. Data operation (do): Perform the operation indicated in the instruction. Operand store (os): Write the result into memory or out to I/O.…

    • 744 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Risk vs Cisk

    • 670 Words
    • 3 Pages

    Instruction complexity is reduced by 1. Having few simple instructions that are the same length 2. Allowed memory access only with explicit load and store instructions Hence each instruction performs less work but instruction execution time among different instructions is consistent The complexity that is removed from ISA is moved into the domain of the assembly programmer/compiler Examples: LC3, MIPS, PowerPC (IBM), SPARC (Sun)…

    • 670 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Instruction set types

    • 431 Words
    • 2 Pages

    This is the designation of computers with a full set of computer instructions that can execute more than one low-level operation. Due to the discovery of R.I.S.C, C.I.S.C is considered “complex” because of the simplicity of the instructions in R.I.S.C .…

    • 431 Words
    • 2 Pages
    Satisfactory Essays
  • Good Essays

    Central Processing Unit

    • 825 Words
    • 4 Pages

    During the 1980s, CPUs became a standard component in consumer electronics. They could be found in cameras, television sets and pocket calculators. By the next decade, the small size and cheap production cost of the CPU allowed computers to cross over from industry to the home. Today, engineers continue to fine tune CPUS, making them smaller and more powerful.…

    • 825 Words
    • 4 Pages
    Good Essays
  • Powerful Essays

    Arm Architecture

    • 2346 Words
    • 10 Pages

    The ARM architecture (previously, the Advanced RISC Machine, and prior to that Acorn RISC Machine) is a 32-bit RISC processor architecture developed by ARM Limited that is widely used in embedded designs. Because of their power saving features, ARM CPUs are dominant in the mobile electronics market, where low power consumption is a critical design goal[citation needed].…

    • 2346 Words
    • 10 Pages
    Powerful Essays
  • Powerful Essays

    Risc & Pipelining

    • 2586 Words
    • 11 Pages

    * This included fewer instructions with simple constructs which had faster execution, and less memory usage by the CPU.…

    • 2586 Words
    • 11 Pages
    Powerful Essays
  • Powerful Essays

    than do CISCs, VLIW architectures are simpler and cheaper than RISCs because of further hardware simplifications. VLIW architectures, however,…

    • 3946 Words
    • 16 Pages
    Powerful Essays
  • Satisfactory Essays

    3. Mazidi M. A. , Mazidi J. , Causey D. 2009. The x86 PC: Assembly Language, Design, and Interfacing,(5th…

    • 352 Words
    • 2 Pages
    Satisfactory Essays
  • Better Essays

    Hyper Threading Technology

    • 4539 Words
    • 19 Pages

    Traditional approaches to processor design have focused on higher clock speeds, instruction-level parallelism (ILP), and caches. Techniques to achieve higher clock speeds involve pipelining the microarchitecture to finer granularities, also called super-pipelining. Higher clock frequencies can greatly improve performance by increasing the number of instructions that can be executed each second. Because there will be far more instructions in-flight in a super-pipelined microarchitecture, handling of events that disrupt the pipeline, e.g., cache misses, interrupts and branch mispredictions, can be costly.…

    • 4539 Words
    • 19 Pages
    Better Essays